An ARM Based Hardware Architecture for Image Processing
نویسنده
چکیده
Image processing and Object detection applications are often associated with real-time performance constraints that stem from the embedded environment that they are often deployed in. The aim of the project is to design and develop a hardware implementation using advanced features of ARM 9 architecture. The proposed embedded system uses ARM 32 bit RISC CPU. It has features of image/object detection and video processing by using various features and classification algorithms for object detection. Image processing is a form of signal processing for which the input is an image, such as a photograph or video frame; the output of image processing may be either an image or a set of characteristics or parameters related to the image. The used Algorithms and Hardware architecture overcomes the performance in terms of sensors and hardware cost is also low. So, our designed embedded system that detects partially visible human being faces just as they enter the camera view, with low false alarm rate and high speed. This system capture image by means of camera connected to ARM9 microcontroller through USB and the image is detected and processed using image processing technique like Haar object detection and Viola-Jones Detection Algorithm. The captured image undergoes spatio temporal reference samples in terms of both back ground and fore ground estimation, evaluation and spatial Gaussian kernel to provide high quality image of object detection that detected image is continuously displayed on display unit and data is stored in pen drive connected to it. The detected image is compared with the stored face.xml in ARM, if a face is detected in image, the count is of detected face is increased and the image is stored in the USB storage device for further analysis. On connected the USB with PC with internet, an automated email system will take the images, attach it with an email and the email will be sent automatically to a given email
منابع مشابه
FPGA Implementation of JPEG and JPEG2000-Based Dynamic Partial Reconfiguration on SOC for Remote Sensing Satellite On-Board Processing
This paper presents the design procedure and implementation results of a proposed hardware which performs different satellite Image compressions using FPGA Xilinx board. First, the method is described and then VHDL code is written and synthesized by ISE software of Xilinx Company. The results show that it is easy and useful to design, develop and implement the hardware image compressor using ne...
متن کاملLossless Microarray Image Compression by Hardware Array Compactor
Microarray technology is a new and powerful tool for concurrent monitoring of large number of genes expressions. Each microarray experiment produces hundreds of images. Each digital image requires a large storage space. Hence, real-time processing of these images and transmission of them necessitates efficient and custom-made lossless compression schemes. In this paper, we offer a new archi...
متن کاملDesign, Development and Evaluation of an Orange Sorter Based on Machine Vision and Artificial Neural Network Techniques
ABSTRACT- The high production of orange fruit in Iran calls for quality sorting of this product as a requirement for entering global markets. This study was devoted to the development of an automatic fruit sorter based on size. The hardware consisted of two units. An image acquisition apparatus equipped with a camera, a robotic arm and controller circuits. The second unit consisted of a robotic...
متن کاملAn Evolvable Hardware System Under Uneven Environment
This paper proposes an evolvable hardware system with capability of evolution under uneven image environment, which is implemented on reconfigurable field programmable gate array (FPGA) platform with ARM core and genetic algorithm processor (GAP). Parallel genetic algorithm based reconfigurable architecture system evolves image filter blocks to explore optimal configuration of filter combinatio...
متن کاملA Hardware/Software Co-Simulation Environment for Graphics Accelerator Development in ARM-Based SOCs
This paper focuses on the challenging aspects of developing a versatile hardware/software co-design and co-simulation environment for the development of 3D graphics hardware accelerators in ARM-based system-on-chip designs. The tool we propose integrates the ARMulator, the cycle-accurate instruction-level simulator for the ARM lowpower processor family, with an augmented open source SystemC mod...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2013